晶上系统广义功能安全技术研究综述

李沛杰; 郭威; 沈剑良; 曹志鹏; 梅波

doi:10.11959/j.issn.2096-109x.2025003

您当前的位置：

首页 >

文章列表页 >

晶上系统广义功能安全技术研究综述

综述 | 更新时间：2025-03-20

- 晶上系统广义功能安全技术研究综述
- Survey on generalized safety and security technology for system on wafer
- 网络与信息安全学报 2025年11卷第1期页码：1-19
- 作者机构：
  
  信息工程大学，河南郑州 450001
- 作者简介：
  
  [ "李沛杰（1990- ），男，山西襄汾人，信息工程大学助理研究员，主要研究方向为软件定义晶上系统、硬件安全、软件定义互连。" ]
  [ "郭威（1990- ），男，北京人，信息工程大学副教授，主要研究方向为计算机体系结构、人工智能与大数据、内生安全。" ]
  [ "沈剑良（1982- ），男，浙江德清人，信息工程大学教授，主要研究方向为片上系统芯片、软件定义晶上系统。" ]
  [ "曹志鹏（1996- ），男，陕西西安人，信息工程大学博士生，主要研究方向为软件定义晶上系统、计算机体系结构、互连网络。" ]
  [ "梅波（1998- ），男，安徽宣城人，信息工程大学博士生，主要研究方向为内生安全、硬件木马防御。" ]
- 基金信息：
  
  国家重点研发计划(2022YFB4401401;2023YFB4404202)
- DOI：10.11959/j.issn.2096-109x.2025003
  中图分类号： TP309.2
- 收稿：2024-06-29，
  
  修回：2024-11-24，
  
  纸质出版：2025-02-25
- 稿件说明：
移动端阅览
李沛杰, 郭威, 沈剑良, 等. 晶上系统广义功能安全技术研究综述[J]. 网络与信息安全学报, 2025, 11(1): 1-19.

LI P J, GUO W, SHEN J L, et al. Survey on generalized safety and security technology for system on wafer[J]. Chinese Journal of Network and Information Security, 2025, 11(1): 1-19.
李沛杰, 郭威, 沈剑良, 等. 晶上系统广义功能安全技术研究综述[J]. 网络与信息安全学报, 2025, 11(1): 1-19. DOI： 10.11959/j.issn.2096-109x.2025003.

LI P J, GUO W, SHEN J L, et al. Survey on generalized safety and security technology for system on wafer[J]. Chinese Journal of Network and Information Security, 2025, 11(1): 1-19. DOI： 10.11959/j.issn.2096-109x.2025003.

摘要

随着集成电路摩尔定律的逐步失效，未来信息系统的技术物理形态将由集成芯片向集成系统发展，晶上系统作为集成系统的一种，相比2D/2.5D/3D集成芯片，既有传统SoC芯片的逻辑结构和2.5D/3D异构集成电路工艺集成的微系统结构，也有面向系统应用的软硬件协同结构，呈现出功能安全、信息安全和网络安全融合交织的系统级广义功能安全问题，现有2D/2.5D/3D IC芯片级的安全技术已难以满足。首先分析了2D/2.5D/3D IC的安全问题及从芯片上升到系统后现有芯片级安全技术的不足，然后阐述了晶上系统广义功能安全问题产生的过程、面临的新挑战和新机遇。首次将晶上系统与网络空间内生安全理论结合，提出一种晶上系统的广义功能安全威胁模型，给出晶上系统广义功能安全技术的3个发展趋势。

Abstract

With the failure of Moore's law in integrated circuits

the technical and physical form of information systems was expected to evolve from integrated chip (IC) to integrated system (IS). Compared to 2D/2.5D/3D IC

system on wafer (SoW)

as one of the IS

was characterized by both the logic structures of system on chip (SoC) and the microsystem structures for 2.5D/3D heterogeneous IC

as well as the macrosystem structures for complex applications. The existing 2D/2.5D/3D IC chip-level security technologies were found to be insufficient in addressing the proposed generalized safety and security (GSS) problems

which included functional safety

information security

and cyberspace security. Firstly

the security problems of 2D/2.5D/3D IC were analyzed

and the shortcomings of the existing security technologies were identified with the transition from IC to IS. Then

the causes of GSS problems and the associated challenges were analyzed. A GSS threat model for SoW was proposed for the first time by integrating the SoW with the cyberspace endogenous safety and security theory. Additionally

the research progress of GSS technology was summarized. Finally

three development trends of GSS technology for SoW were outlined.

关键词

Keywords

references

吴林晟 , 毛军发 . 从集成电路到集成系统 [J ] . 中国科学：信息科学 , 2023 , 53 ( 10 ): 1843 - 1857 .

WU L S , MAO J F . From integrated circuits to integrated systems [J ] . Science in China(Information Sciences) , 2023 , 53 ( 10 ): 1843 - 1857 .

邬江兴 , 刘勤让 , 沈剑良 , 等 . 从SoC到SDSoW:微电子发展的新范式 [J ] . 中国科学: 信息科学 , 2024 , 54 ( 6 ): 1350 - 1368 .

WU J L , LIU Q R , SHEN J L , et al . From SoC to SDSoW: a new paradigm for microelectronics development [J ] . Science in China(Information Sciences) , 2024 , 54 ( 6 ): 1350 - 1368 .

FIEVREA A , AL-AAKHIR A , BHANSALIA S . Integrated circuit security: an overview [J ] . Journal of the Institute of Smart Structures and Systems , 2015 , 4 ( 1 ): 18 - 37 .

ABRAMOVICI M , BRADLEY P . Integrated circuit security: new threats and solutions [C ] // Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies . 2009 : 1 - 3 .

NABEEL M , ASHRAF M , PATNAIK S , et al . 2.5D root of trust: secure system-level integration of untrusted chiplets [J ] . IEEE Transactions on Computers , 2020 , 69 ( 11 ): 1611 - 1625 .

KNECHTEL J , PATNAIK S , SINANOGLU O . 3D integration: another dimension toward hardware security [C ] // Proceedings of 2019 IEEE 25th International Symposium on on-Line Testing and Robust System Design (IOLTS) . Piscataway : IEEE Press , 2019 : 147 - 150 .

KHAN M S M , XI C , KHAN A A , et al . Secure interposer-based heterogeneous integration [J ] . IEEE Design & Test , 2022 , 39 ( 6 ): 156 - 164 .

邬江兴 . 论网络空间内生安全问题及对策 [J ] . 中国科学：信息科学 , 2022 , 52 ( 10 ): 1929 - 1937 .

WU J X . Cyberspace’s endogenous safety and security problem and the countermeasures [J ] . Science in China(Information Sciences) , 2022 , 52 ( 10 ): 1929 - 1937 .

邬江兴 . 工业控制网络广义功能安全问题与解决之道 [J ] . 信息安全研究 , 2022 , 8 ( 6 ): 524 - 527 .

WU J X . Generalized functional safety problems and solutions in industry control network [J ] . Journal of Information Security Research , 2022 , 8 ( 6 ): 524 - 527 .

邬江兴 . 网络空间内生安全—拟态防御与广义鲁棒控制 [M ] . 北京 : 科学出版社 , 2020 .

WU J X . Principle of cyberspace mimic defense-generalized robust control and endogenous security [M ] . Beijing : Science Press , 2020 .

ANDERSON R , KUHN M . Low cost attacks on tamper resistant devices [C ] // Proceedings of International Workshop on Security Protocols . Berlin : Springer . 1997 : 125 - 136 .

TSANG Y L , NALLAPATI G , Skarupa R , et al . Identification of extension implant defect in sub-micron CMOS ICs-analysis technique, model, and solution [C ] // Proceedings of International Symposium for Testing and Failure Analysis . 2011 , 38268 : 212 - 217 .

TORRANCE R , JAMES D . The state-of-the-art in semiconductor reverse engineering [C ] // Proceedings of the 48th Design Automation Conference . 2011 : 333 - 338 .

ALASAD J S P . Strong logic obfuscation with low overhead against IC reverse engineering attacks [J ] . ACM Transactions on Design Automation of Electronic Systems. New York: ACM Press , 2020 , 25 ( 4 ): 1 - 31 .

PATNAIK S , ASHRAF M , SINANOGLU O , et al . Obfuscating the interconnects: low-cost and resilient full-chip layout camouflaging [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2020 , 39 ( 12 ): 4466 - 4481 .

AMINI E , HERFURTH N , BEYREUTHER A , et al . Generation and tracking of optical signals inside the IC to improve device security and failure analysis [C ] // Proceedings of 2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA) . Piscataway : IEEE Press , 2019 : 1 - 6 .

XI C , KHAN A A , RAHMAN M T , et al . Security assessment of IC packaging against optical attacks [J ] . EDFA Technical Articles , 2021 , 23 ( 2 ): 4 - 12 .

SKOROBOGATOV S P . Semi-invasive attacks–a new approach to hardware security analysis [R ] . University of Cambridge, Computer Laboratory , 2005 .

WANG H , LI H , RAHMAN F , et al . SoFI: security property-driven vulnerability assessments of ICs against fault-injection attacks [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2021 , 41 ( 3 ): 452 - 465 .

FADIHEH M R , WEZEL A , MUELLER J , et al . An exhaustive approach to detecting transient execution side channels in RTL designs of processors [J ] . IEEE Transactions on Computers , 2022 , 72 ( 1 ): 222 - 235 .

ZHANG L , VEGA L , TAYLOR M . Power side channels in security ICs: hardware countermeasures [J ] . arXiv preprint , arXiv: 1605.00681 , 2016 .

WANG F Z , WANG Q J , FU B Q , et al . Security closure of IC layouts against hardware trojans [C ] // Proceedings of the 2023 International Symposium on Physical Design . New York : ACM Press , 2023 : 229 - 237 .

QU G . Hardware security and trust: a new battlefield of information [C ] // Proceedings of Decision and Game Theory for Security: 11th International Conference . 2020 : 486 - 501 .

SKOROBOGATOV S , WOODS C . Breakthrough silicon scanning discovers backdoor in military chip [C ] // Proceedings of 14th International Workshop on Cryptographic Hardware and Embedded Systems–CHES 2012 . Berlin : Springer , 2012 : 23 - 40 .

HUANG Y , MISHRA P , FARAHMANDI F . System-on-chip security: validation and verification [M ] . Berlin : Springer , 2020 .

CHARLES S , MISHRA P . A survey of network-on-chip security attacks and countermeasures [J ] . ACM Computing Surveys(CSUR) , 2021 , 54 ( 5 ): 1 - 36 .

SUDUSINGHE C , CHARLES S , AHANGAMA S , et al . Eavesdropping attack detection using machine learning in network-on-chip architectures [C ] // Proceedings of 16th IEEE International Symposium on Networks-on-Chip (NOCS) . 2022 : 21 - 28 .

CHARLES S , MISHRA P . Lightweight and trust-aware routing in NoC-based SoCs [C ] // Proceedings of 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) . 2020 : 160 - 167 .

CHARLES S , LYU Y , MISHRA P . Real-time detection and localization of distributed DoS attacks in NoC-based SoCs [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2020 , 39 ( 12 ): 4510 - 4523 .

HAAS G , POTLURI S , AYSU A . ITimed: cache attacks on the apple a10 fusion SoC [C ] // Proceedings of 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) . Piscataway : IEEE Press , 2021 : 80 - 90 .

MAILLARD J , HISCOCK T , LECOMTE M , et al . Side-channel disassembly on a system-on-chip: a practical feasibility study [J ] . Microprocessors and Microsystems , 2023 , 101 : 104904 .

LI T , HOU J , YAN J , et al . Chiplet heterogeneous integration technology-status and challenges [J ] . Electronics , 2020 , 9 ( 4 ): 670 - 681 .

SHEIKH F , NAGISETTY R , KARNIK T , et al . 2.5D and 3D heterogeneous integration: emerging applications [J ] . IEEE Solid-State Circuits Magazine , 2021 , 13 ( 4 ): 77 - 87 .

RAO V V , SASAN A , SAVIDIS I . Analysis of the security vulnerabilities of 2.5-D and 3-D integrated circuits [C ] // Proceedings of the 23rd International Symposium on Quality Electronic Design (ISQED) . Piscataway : IEEE Press , 2022 : 1 - 7 .

DOFE J , YU Q , WANG H , et al . Hardware security threats and potential countermeasures in emerging 3D ICs [C ] // Proceedings of the 26th Great Lakes Symposium on VLSI . New York : ACM Press , 2016 : 69 - 74 .

DOFE J , GU P , STOW D , et al . Security threats and countermeasures in three-dimensional integrated circuits [C ] // Proceedings of the on Great Lakes Symposium on VLSI 2017 . New York : ACM Press , 2017 : 321 - 326 .

MOEIN S , GULLIVER T A , GEBALI F , et al . A new characterization of hardware trojans [J ] . IEEE Access , 2016 , 4 : 2721 - 2731 .

ZHANG Z , YU Q . Modeling hardware trojans in 3D ICs [C ] // Proceedings of 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) . Piscataway : IEEE Press , 2019 : 483 - 488 .

VALAMEHR J ， SHERWOOD T , KASTNER R , et al . A 3-D split manufacturing approach to trustworthy system development [J ] . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2013 , 32 ( 4 ): 611 - 615 .

PATNAIK S , ASHRAF M , SINANOGLU O , et al . A modern approach to IP protection and trojan prevention: split manufacturing for 3D ICs and obfuscation of vertical interconnects [J ] . IEEE Transactions on Emerging Topics in Computing , 2019 , 9 ( 4 ): 1815 - 1834 .

SHAYAN M , BASU K , KARRI R . Security assessment of interposer-based chiplet integration [J ] . arXiv preprint arXiv: 2010.13155 , 2020 .

HASAN M , CRUZ J , CHAKRABORTY P , et al . Trojan resilient computing in cots processors under zero trust [J ] . IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2022 , 30 ( 10 ): 1412 - 1424 .

ZHANG Z , YU Q . Invariance checking based Trojan detection method for three-dimensional integrated circuits [C ] // Proceedings of 2020 IEEE International Symposium on Circuits and Systems (ISCAS) . Piscataway : IEEE Press , 2020 : 1 - 5 .

JANGAM S C , IYER S S . Silicon-interconnect fabric for fine-pitch (≤10μm) heterogeneous integration [J ] . IEEE Transactions on Components, Packaging and Manufacturing Technology , 2021 , 11 ( 5 ): 727 - 738 .

LI S . SiP system-in-package design and simulation: mentor EE flow advanced design guide [M ] . Hoboken : John Wiley & Sons , 2017 .

PAL S , PETRISKO D , TOMEI M , et al . Architecting waferscale processors-a GPU case study [C ] // Proceedings of 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA) . Piscataway : IEEE Press , 2019 : 250 - 263 .

MÖLLER D P F . Guide to cybersecurity in digital transformation: trends, methods, technologies, applications and best practices [M ] . Berlin : Springer Nature , 2023 .

LAUTERBACH G . The path to successful wafer-scale integration: the Cerebras story [J ] . IEEE Micro , 2021 , 41 ( 6 ): 52 - 57 .

TALPES E , WILLIAMS D , SARMA D D . DOJO: the microarchitecture of tesla’s exa-scale computer [C ] // Proceedings of 2022 IEEE Hot Chips 34 Symposium (HCS) . Piscataway : IEEE Press , 2022 : 1 - 28 .

CHASE N S , IRWIN R , YANG Y T , et al . Reliability considerations for wafer scale systems [C ] // Proceedings of 2021 IEEE 71st Electronic Components and Technology Conference (ECTC) . Piscataway : IEEE Press , 2021 : 84 - 89 .

IYER S S , BAJWA A A . Reliability challenges in advance packaging [C ] // Proceedings of 2018 IEEE International Reliability Physics Symposium (IRPS) . Piscataway : IEEE Press , 2018 .

WAN Z , WINSTEL K , KUMAR A , et al . Low-temperature wafer bonding for three-dimensional wafer-scale integration [C ] // Proceedings of 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) . Piscataway : IEEE Press , 2018 : 1 - 2 .

GOORSKY M S , SCHJOLBERG-HENRIKSEN K , BEEKLEY B , et al . Low temperature metal-metal bonding for heterogeneous integration and performance scaling [C ] // Proceedings of the 5th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D) . Piscataway : IEEE Press , 2017 .

PAL S , ALAM I , SAHOO K , et al . I/O architecture, substrate design, and bonding process for a heterogeneous dielet-assembly based waferscale processor [C ] // Proceeding of 2021 IEEE 71st Electronic Components and Technology Conference (ECTC) . Piscataway : IEEE Press , 2021 : 298 - 303 .

FUKUSHIMA T , IWATA E , LEE K W , et al . Self-assembly technology for reconfigured wafer-to-wafer 3D integration [C ] // Proceedings of 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC) . Piscataway : IEEE Press , 2010 : 1050 - 1055 .

PAL S , LIU J , ALAM I , et al . Designing a 2048-chiplet, 14336-core waferscale processor [C ] // Proceedings of 2021 58th ACM/IEEE Design Automation Conference (DAC) . Piscataway : IEEE Press , 2021 : 1183 - 1188 .

SHARMA D D , PASDAST G , QIAN Z , et al . Universal chiplet interconnect express (UCIe): an open industry standard for innovations with chiplets at package level [J ] . IEEE Transactions on Components, Packaging and Manufacturing Technology , 2022 , 12 ( 9 ): 1423 - 1431 .

SUNDARAM J , GOPAL S , THOMAS T P , et al . A reconfigurable asynchronous SERDES for heterogenous chiplet interconnects [C ] // Proceedings of 2021 22nd International Symposium on Quality Electronic Design (ISQED) . Piscataway : IEEE Press , 2021 : 542 - 546 .

VAISBAND B , BAJWA A , IYER S S . Network on interconnect fabric [C ] // Proceedings of 2018 19th International Symposium on Quality Electronic Design (ISQED) . Piscataway : IEEE Press , 2018 : 138 - 143 .

DALLY W J , TOWLES B . Route packets, not wires: on-chip interconnection networks [C ] // Proceedings of the 38th Annual Design Automation Conference . New York : ACM Press , 2001 : 684 - 689 .

BENINI L , MICHELI G D . Networks on chips: a new SoC paradigm [J ] . Computer , 2002 , 35 ( 1 ): 70 - 78 .

LIU C C , CHEN J H , MANOHAR R , et al . Mapping system-on-chip designs from 2-D to 3-D ICs [C ] // Proceedings of 2005 IEEE International Symposium on Circuits and Systems (ISCAS) . Piscataway : IEEE Press , 2005 : 2939 - 2942 .

YING H Y , HOFMANN K , HOLLSTEIN T . Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-dimensional network-on-chips [C ] // Proceeding of 2014 International Conference on High Performance Computing & Simulation (HPCS) . Piscataway : IEEE Press , 2014 : 516 - 522 .

CHANG W C , TSENG H W , KUO C F . A traffic-balanced routing scheme for heat balance in 3D networks-on-chip [C ] // Proceedings of the 29th Annual ACM Symposium on Applied Computing . New York : ACM Press , 2014 : 1437 - 1442 .

KUMAR M , LAXMI V , GAUR M , et al . Highly adaptive and congestion-aware routing for 3D NoCs [C ] // Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI . New York : ACM Press , 2014 : 97 - 98 .

AHMED A B , ABDALLAH A B . Graceful deadlock-free fault-tolerant routing algorithm for 3D network-on-chip architectures [J ] . Journal of Parallel and Distributed Computing , 2014 , 74 ( 4 ): 2229 - 2240 .

邬江兴 . 网络空间内生安全发展范式 [J ] . 中国科学：信息科学 , 2022 , 52 ( 2 ): 189 - 204 .

WU J X . Development paradigms of cyberspace endogenous safety and security [J ] . Science in China(Information Sciences) , 2022 , 52 ( 2 ): 189 - 204 .

WU J X . Cyberspace mimic defense [M ] . Cham : Springer International Publishing , 2020 .

邬江兴 . 内生安全赋能网络弹性工程 [M ] . 北京 : 科学出版社 , 2023 .

WU J X . Endogenous safety and security empowers cyber resilience engineering [M ] . Beijing : Science Press , 2023 .

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

基于GSCPN的硬件木马攻击建模与安全性分析

基于模型检测的硬件木马检测技术研究

基于可满足性无关项的硬件木马设计与检测

SDN中基于历史信息的负反馈调度算法

软件定义网络下的拟态防御实现架构