紧凑的Aigis-sig数字签名方案软硬件协同实现方法

周朕; 何德彪; 罗敏; 李莉

doi:10.11959/j.issn.2096-109x.2021026

您当前的位置：

首页 >

文章列表页 >

紧凑的Aigis-sig数字签名方案软硬件协同实现方法

专题：集成电路硬件安全 | 更新时间：2024-06-03

- 紧凑的Aigis-sig数字签名方案软硬件协同实现方法
- Compact software/hardware co-design and implementation method of Aigis-sig digital signature scheme
- 网络与信息安全学报 2021年7卷第2期页码：64-76
- 作者机构：
  
  1. 空天信息安全与可信计算教育部重点实验室，湖北武汉 430072
  2. 武汉大学国家网络安全学院，湖北武汉 430072
- 作者简介：
  
  [ "周朕（1996- ），男，安徽亳州人，武汉大学硕士生，主要研究方向为后量子密码、密码算法设计实现。" ]
  [ "何德彪（1980- ），男，山东阳谷人，武汉大学教授、博士生导师，主要研究方向为密码学、区块链安全等。" ]
  [ "罗敏（1974- ），男，湖北武汉人，武汉大学副教授，主要研究方向为密码学、区块链安全等。" ]
  [ "李莉（1976- ），女，湖北武汉人，武汉大学副教授，主要研究方向为密码学、区块链安全等。" ]
- 基金信息：
  
  国家自然科学基金;The National Natural Science Foundation of China(61972294);国家自然科学基金;The National Natural Science Foundation of China(61932016)
- DOI：10.11959/j.issn.2096-109x.2021026
  中图分类号： TN918
- 网络首发：2021-04，
  
  纸质出版：2021-04-15
- 稿件说明：
移动端阅览
周朕, 何德彪, 罗敏, 等. 紧凑的Aigis-sig数字签名方案软硬件协同实现方法[J]. 网络与信息安全学报, 2021,7(2):64-76.

Zhen ZHOU, Debiao HE, Min LUO, et al. Compact software/hardware co-design and implementation method of Aigis-sig digital signature scheme[J]. Chinese Journal of Network and Information Security, 2021, 7(2): 64-76.
周朕, 何德彪, 罗敏, 等. 紧凑的Aigis-sig数字签名方案软硬件协同实现方法[J]. 网络与信息安全学报, 2021,7(2):64-76. DOI： 10.11959/j.issn.2096-109x.2021026.

Zhen ZHOU, Debiao HE, Min LUO, et al. Compact software/hardware co-design and implementation method of Aigis-sig digital signature scheme[J]. Chinese Journal of Network and Information Security, 2021, 7(2): 64-76. DOI： 10.11959/j.issn.2096-109x.2021026.

摘要

基于理想格构造的 Aigis-sig 数字签名方案具有实现效率高、签名长度短、抗量子攻击等优势。针对Aigis-sig方案，构造了一种改进的模乘计算元件，设计了一种基于快速数论变换（NTT）算法实现环上多项式运算的紧凑硬件架构；同时以此架构为基础，提出了Aigis-sig数字签名方案的FPGA软硬件协同实现方法。实验表明，在Xilinx Zynq-7000 SoC平台上，CPU频率和硬件频率分别设置为666.66 MHz和150 MHz时，该实现方案相较于纯软件实现，签名阶段和验签阶段分别取得约26%和17%的性能提升。

Abstract

Digital signature scheme Aigis-sig

constructed on ideal lattice

takes the advantages of high efficiency

short signature length and resistant to quantum attack

etc.An optimized modular multiplication arithmetic component was constructed and a compact hardware architecture for polynomial operation over a ring based on number theory transformation (NTT) algorithm for Aigis-sig was designed.Besides

based on this architecture

software/hardware co-design and implementation for Aigis-sig scheme on FPGA platform in cryptography was proposed.Experimental results show that the speed of signature phase and verification phase are increased by about 26% and 17% respectively

compared with the pure software implementation on Xilinx Zynq-7000 SoC platform when CPU clock frequency and hardware clock frequency are set as 666.66MHz and 150 MHz respectively.

关键词

Keywords

references

KELLY J , BARENDS R , FOWLER A G , et al . State preservation by repetitive error detection in a superconducting quantum circuit [J ] . Nature , 2015 , 519 ( 7541 ): 66 - 69 .

SHOR P W . Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer [J ] . SIAM Review , 1999 , 41 ( 2 ): 303 - 332 .

杨妍玲 . 后量子密码在信息安全中的应用与分析 [J ] . 信息与电脑(理论版) , 2020 , 32 ( 8 ): 177 - 181 .

YANG Y L . Application and analysis of post-quantum cryptography in information security [J ] . Information and Computers (Theoretical) , 2020 , 32 ( 8 ): 177 - 181 .

CHEN L , JORDAN S , LIU Y K , et al . Report on post-quantum cryptography [M ] . Maryland : National Institute of Standards and Technology , 2016 .

ALAGIC G , ALPERIN-SHERIFF J , APON D , et al . Status report on the first round of the NIST post-quantum cryptography standardization process [M ] . Maryland : National Institute of Standards and Technology , 2019 .

ROMA C A , TAI C A , HASAN M A . Energy consumption of round 2 submissions for NIST PQC standards [R ] . Maryland:National Institute of Standards and Technology , 2019 .

中国密码学会 . 全国密码算法设计竞赛进入第2轮公钥算法 [EB ] .

Chinese Association for Cryptologic Research . Public key scheme selected to the second-round competition of national cryptographic algorithm competition [EB ] .

中国密码学会 . 关于全国密码算法设计竞赛算法评选结果的公示 [EB ] .

Chinese Association for Cryptologic Research . Announcement of the selection results of the national cryptographic algorithm competition [EB ] .

REGEV O . On lattices,learning with errors,random linear codes,and Cryptography [J ] . Journal of the ACM (JACM) , 2009 , 56 ( 6 ): 1 - 40 .

AJTAI M , . Generating hard instances of lattice problems [C ] // Proceedings of the twenty-eighth annual ACM symposium on Theory of Computing . 1996 : 99 - 108 .

LYUBASHEVSKY V , PEIKERT C , REGEV O . On ideal lattices and learning with errors over rings [J ] . Journal of the ACM (JACM) , 2013 , 60 ( 6 ): 1 - 35 .

中国密码学会 . 数字签名方案 Aigis-sig 算法提交文档 [EB ] .

Chinese Association for Cryptologic Research . Submitted document of the digital signature scheme Aigis-sig [EB ] .

NEJATOLLAHI H , DUTT N , RAY S , et al . Software and hardware implementation of lattice-cased cryptography schemes [J ] . University of California Irvine,CECSTR 17 4 (2017) .

DE C R , ROY S S , VERCAUTEREN F , et al . Efficient software implementation of Ring-LWE encryption [C ] // Proceedings of the Design,Automation ＆ Test in Europe Conference ＆ Exhibition (DATE′15) . 2015 .

YUAN Y J , CHENG C M , KIYOMOTO S , et al . Portable implementation of lattice-based cryptography using JavaScript [J ] . International Journal of on Computing and Networking , 2016 , 6 ( 3 ): 309 - 327 .

STEBILA D , MOSCA M . Post-quantum key exchange for the internet and the open quantum safe project [R ] . Cryptology ePrint Archive , 2016 .

AGUILAR-MELCHOR C , BARRIER J , GUELTON S , et al . NFLlib:NTT-based fast lattice library [C ] // RSA Conference . 2016 : 341 - 356 .

CHEN H , HAN K , HUANG Z , et al . Simple encrypted arithmetic library - seal (v2.3) [R ] . 2017 .

TTERT N , FELLER T , SCHNEIDER M , et al . On the design of hardware building blocks for modern lattice-based encryption schemes [C ] // Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES′12) . 2012 .

PÖPPELMANN T , GÜNEYSU T , . Area optimization of lightweight Lattice-based encryption on reconfigurable hardware [C ] // Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS′14) . 2014 .

ROY S S , VERCAUTEREN F , MENTENS N , et al . Compact ring-LWE cryptoprocessor [C ] // Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES′14) . 2014 .

BASU K , SONI D , NABEEL M , et al . NIST post-quantum cryptography-a hardware evaluation study [C ] // IACR Cryptology ePrint Archive . 2019 :47.

DANG V B , FARAHMAND F , ANDRZEJCZAK M , et al . Implementing and benchmarking three lattice-based post-quantum cryptography algorithms using software/hardware codesign [C ] // 2019 International Conference on Field-Programmable Technology (ICFPT) . 2019 : 206 - 214 .

BANERJEE U , UKYAB T S , CHANDRAKASAN A P . Sapphire:a configurable crypto-processor for post-quantum Lattice-based protocols (Extended Version) [C ] // IACR Crypto.ePrint Arch . 2019 :1140.

XIN G Z , HAN J , YIN T Y , et al . VPQC:a domain-specific vector processor for post-quantum cryptography based on RISC-V architecture [J ] . IEEE Transactions on Circuits and Systems I-regular Papers , 2020 , 67 ( 8 ): 2672 - 2684 .

FENG X , LI S G , XU S F . RLWE-oriented high-speed polynomial multiplier utilizing multi-lane stockham NTT algorithm [J ] . IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs , 2019 , 99 : 1 .

DU C H , BAI G Q . Towards efficient polynomial multiplication for Lattice-based cryptography [C ] // 2016 IEEE International Symposium on Circuits and Systems (ISCAS) . 2016 : 1178 - 1181 .

浏览量

571

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

融合笔迹特征的可信签字图章生成及验证方法

基于BRLWE的物联网后量子加密技术研究

基于SM9算法的部分盲签名方案

基于签名认证的电子发票真伪性验证方案

基于WPKI和虹膜识别的二维码安全管理系统